Introduction
In sparse and unstructured problems, patterns) of data access cannot be predicted until runtime. Since this prevents compile time optimization, effective use of distributed memory parallel computers may be achieved by utilizing a variety of profitable pre-processing strategies at runtime. In this class of problems, once data access patterns are known, the pre-processing strategies can exploit the knowledge to partition work, to map global and local data structures and to schedule the movement of data between the processor memories. The goal of the partitioniing is to balance the computational load and reduce the net communication volume. Once data and work have been partitioned among processors, the prior knowledge of data access patterns makes it possible to build up a communication schedule that depicts which data elements need to be exchanged between processors. This communication schedule remains unchanged as long as the data access patterns remain unchanged.
In past work a PARTI runtime support library has been developed for a class of irregular but relatively static prob- lems in which data access patterns do not change during computation. [16, 6, 71 To parallelize such problems, the PARTI runtime primitives coordinate interprocessor data movement, manage the storage of, and access to, copies of off-processor data, and partition work and data structures. PARTI primitives have been successfully used to port a variety of unstructured mesh single-and multi-grid codes, molecular dynamics codes onto distributed memory architectures. For these problems it is enough to perform pre-processing only once or occasionally.
In many irregular problems the data access patterns and computational load change frequently during computation. While the PARTI runtime primitives are able to handle many highly adaptive problems in which data access patterns change frequently, efficiency may be hindered by relatively high pre-processing costs. Thus the runtime primitives for interprocessor data movement and storage management need to be optimized for problems with varying data access patterns. Since the computational load may change from time step to time step, data arrays may need to be redistributed frequently to achieve load balance. This requires efficient methods to compute partitions of problem domain and to carry out remapping to balance load.
We have recently developed a new runtime support library called CHAOS which aims at parallelizing highly adaptive problems on distributed memory parallel computers. The runtime support library has been implemented on the Intel iPSC/860, Touchstone Delta and Paragon, Thinking Machine CM-5, and IBM SP-1 platforms. It subsumes the previous PARTI library which was mainly targeted at static irregular problems. The CHAOS library has been used to parallelize several highly adaptive application codes including two and three dimensional Direct Simulation Monte Carlo (DSMC) methods. This paper describes approaches for parallelizing the direct particle simulations on distributed memory parallel machines, emphasizing efficient data migration strategies, domain partitioning and dynamic remapping methods for load balance.
The rest of the paper is organized as follows. Section 2 describes general characteristics of DSMC methods and motivations behind these parallelization approaches. Section 3 introduces a new domain partitioner and compares it with other unstructured mesh partitioners. Periodic and dynamic remapping methods for dynamic load balancing issues are presented in Section 4. Communication optimization for fast and frequent data migration is discussed in Section 5. Experimental results are given in Section 6 .
Motivations for parallelization

2.1
The DSMC method is a technique for computer modeling of a real gas by a large number of simulated particles. It includes movement and collision handling of simulated particles on a spatial flow field domain overlaid by a Cartesian mesh [14, 201. The spatial location of each particle is associated with a Cartesian mesh cell. Each mesh cell t y p ically contains multiple particles. Physical quantities such as velocity components, rotational energy and position coordinates are associated with each particle, and modified with time as the particles are concurrently followed through representative collisions and boundary interactions in simulated physical space.
The DSMC method is similar to Particle-in-cell (PIC) method in that it tries to simulate the physics of flows directly through Lagrangian movement and particle interactions. However, the DSMC method has a unique feature that distinguishes it from PIC method: the movement and collision processes are completely uncoupled over a time step [15] . McDonald and Dagum have compared implementations of direct particle simulation on SIMD and MIMD architectures. [9] 
Computational charact er istics
Changes in position coordinates may cause the particles to move from current cells to new cells according to their new position coordinates. This implies that the cost of transmitting particles among cells may be significant on distributed memory parallel computers since a substantial number of particles migrate in each time step, and each particle usually has several words of data associated with it. In the particular 3-dimensional DSMC program reported here, each particle consumes about 10 words of storage. On average, more than 30 percent of the particles change their cell locations every time step. However, particle movements are very local. In our simulations, we observed that particles only move between neighboring cells.
Applications which have characteristics like the DSMC computation require runtime support that provides efficient data transportation mechanisms for particle movement. Computational requirement tends to depend on the number of particles. Particle movement therefore may lead to variation in work load distribution among processors. The problem domain overlaid by a Cartesian mesh needs to be partitioned in such a way that work load is balanced and the number of particles that move across processors is minimized. It may also need to be repartitioned frequently in order to rebalance the work load during the computation. These characteristics raise an issue of dynamic load balancing and require Overview of the DSMC method 0 effective domain partitioning methods, and 0 adaptive policy for domain repartitioning decisions. 
Domain partitioning methods
Recursive bisection
There have been several theoretical and experimental discussions of partitioning strategies based on spatial information for many years. Recursive coordinate bisection (RCB) [l] is a well-known algorithm which bisections a problem domain into two pieces of equal work load recursively until the number of subdomains is equal to the number of processors. Recursive inertial bisection (RIB) [12] is similar to RCB in that it bisects a problem domain recursively based on spatial information, but RIB uses minimum moment of inertia when it selects bisectioning directions, whereas RCB selects bisectioning directions from 2-, y-, or z-dimensions. In other words, RIB bisects a 3-dimensional domain with a plane at any angle with respect to the coordinate axes, whereas RCB does so only with a plane perpendicular to one of the 2, y and z coordinate axes. Clearly the number of processors has to be a power of 2 to apply these algorithms on parallel computers.
Recursive bisection algorithms produce partitions of reasonable quality for static irregular problems, with relatively low overhead when compared with Recursive spectral bisection [13] 
Chain partitioner
Minimization of partitioning overheads is particularly important in problems that require frequent repartitioning. We therefore considered low overhead partitioning methods, especially chain partitioners. Chain partitioners decompose a chain-structured problem domain whose task graph is a chain of work units into a set of pieces which satisfies contiguity constraints -each processor has a contiguous subdomain of work units assigned to it. That is, a problem domain has to be partitioned in such a way that work units i and i+l are assigned to the same or to adjacent processors. Relatively simple algorithms for finding the optimal partition of a chain-structured problem have been suggested [4, 10, 51.
While these algorithms are developed to optimize computation and communication costs at the same time, we have developed and used a new chain partitioning alge rithm which considers computation cost only. 
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Compute' m the number of processors to which work of processor i will be moved. m is an integer such that * S m < W + l . Using the XO, XI,. . . , X,-1, compute a list of processor indices to which each work unit of processor a has to be moved.
In applying our chain partitioner to 3-dimensional problems that have directional biases in communication requirements, we make two assumptions. First, communication costs may be ignored except along one direction with the most communication, so that 3-dimensional Cartesian mesh cells can be viewed as a chain of cells. Second, it is also assumed that communication costs between any pair of cells are all the same. Then it is not necessary to take the communication costs into account. These assumptions can be supported by the highly directional nature of.particle flow that characterizes some DSMC communication patterns. In some of our tests, more than 5'0 percent of particles moved along the positive z-axis, and the standard deviation of the numbers of particles which moved across cell boundaries along the positive z-axis per leach cell was less than 2.
Performance of domain partitio'ners
We have experimented with the above partitioning methods for a NASA Langley 3-dimensional DSMC code which simulates a corner flow on Intel iPSC/860 parallel computer with 128 processing nodes. When we carried out 1000 time steps of DSMC computation using the chain Figure 1 illustrates the domain partitions of the 3-dimensional DSMC code. The first partition was produced by recursive coordinate bisection (RCB) and the second one was done by the chain partitioner. Table 1 compares the execution time of recursive bisections and chain partitioner which have been implemented and benchmarked with the NASA Langley 3-dimensional 30 x 18 x 18 Cartesian mesh cells on the Intel iPSC/860. It can be observed that the overheads associated with recursive bisections increase with the number of processors in a non-linear manner so that partitioning overheads that are acceptable on a relatively small number of processors may no longer be acceptable on a very large number of processors. This can be explained by the fact that our parallel implementations of recursive bisection algorithms require multiple phases of communication to exchange work load information among processors whereas the chain partitioning algorithm needs only one step of global communication that can be efficiently implemented by most message passing parallel computers.
Dynamic load balancing
Dynamic load balancing is essential for applications such as DSMC codes and PIC codes where work load distribution fluctuates as particles move around. This section outlines two remapping decision policies which determine when a problem domain needs to be repartitioned : a periodic remapping policy and a dynamic remapping policy. The periodic remapping repartitions the problem domain in a fixed interval preset by programmers and the dynamic remapping determines whether repartitioning is required at every time step. A heuristic has been studied and manip ulated to help make remapping decisions dynamically at runtime. A related work that achieves dynamic load balance by monitoring load imbalance at user specified interval has been reported 
Periodic remapping
In addition, the periodic remapping method requires po-DSMC codes can be characterized by statistical calculations involving particles associated with each cell, particles moved to new cells as a result of calculations, and cells partitioned over the processing nodes. Each cell may require a different amount of computation and the work load distribution over the entire Cartesian mesh may change from time step to time step as particles move across cell boundaries. The combination of these characteristics may lead to system performance which deteriorates over time if the initial partition of problem domain remains unchanged statiWe have optimized performance of 3-dimensional DSMC codes with periodic redistribution of computational load by using recursive bisections (RCB and RIB) and the chain partitioner described in Section 3. Periodic remap ping, with a properly chosen inter-remapping frequency, provides significantly better performance compared with static partitioning. Experiments with the NASA Langley 3-dimensional DSMC code on Intel iPSC/860 with 128 p r e cessors show that the degree of load imbalance does not exceed 30 percent of perfect load balance, whereas static partitioning exceeds 400 percent.
Dynamic remapping
Since the periodic remapping method repartitions Cartesian mesh cells at intervals of a fixed number of steps, it is insensitive to variations in computational requirements.
cally.
'The degree of load imbalance is defined as the ratio of the computation time of the bottleneck processor to the average computation time. That is, if t; is the computation time of processor i , tmar = moz(t,), and tavg = t , / P where P is the number of processors, then the degree oiioad imbalance is L = tmao/tavg. tentially impractical pre-runtime analysis to determine an optimal periodicity.
Stop-At-Rise (SAR) remapping decision policy has been implemented and experimented, which was introduced previously [ll] . The SAR heuristic trades the cost of problem remapping against time wasted due to load imbalance. It assumes that processors synchronize globally at every time step, that the cost of remapping and idle time for each processor since the last remapping are known at runtime. Supposing that the problem domain was last remapped n steps ago, SAR defines a heuristic function to formulate the average processor idle time per step that could be achieved by remapping immediately at the current step. In the above heuristic function, Tmaz(j) is the computation time required by a bottleneck processor to complete the j t h step, Tavg(j) is the average computation time required to complete the j t h step, and C is the time spent in one remapping operation.
The heuristic function W(n) incorporates two cost terms to determine whether remapping the problem domain is needed; C is the cost of a single remapping operation and
~~= , ( T m~= ( j ) -~a v g ( j ) )
is the idle time cost of not remap ping. There is an initial tendency for W(n) to decrease as n increases because the remapping cost C is amortized over an increasing number of time steps. Increase in the cost term E,"=, (Tmaz(j) -Tavg(j))/n indicates that work load balance is deteriorating. The SAR policy is to remap when W(n) first begins to rise, i.e. the first time that were obtained by repartitioning the problem domain dynamically with chain partitioner, whereas those of the Case I were generated by keeping the partition static during the entire computation process. Both experiments were carried out on a 16-node Intel iPSC/860 parallel comlputer. Each data point on these curves represents idle time wasted during each time step. The Bcost curve presentri time steps when the problem domain is repartitioned and depicts the amount of time spent in repartitioning. For instance, the 8th data point in the Rcost curve shows that the Cartesian mesh cells of the DSMC code was repartitioned at the completion of the 103rd time step and about 114 .milliseconds was spent for repartitioning. The idle time wasted in the 104th time step was reduced from about 292 imilliseconds in the Case I to about 8 milliseconds in the Case 11. This demonstrates that a substantial amount of idle time can be reduced by dynamic remapping with the SAR decision policy.
Communication optimization
The cost of transmitting particles between proci:ssors tends to be significant in the DSMC codes because a substantial number of particles change their cell locations i n each time step, and each particle usually has several words of data associated with it. However, a particle's identity is completely determined by its state information (spatial position, momentum, etc), and computation depends only on a particle's state information and on the cell to which the particle belongs, and not on the particular numbering scheme for the particles. T h i s implies that communication only need append particle state information to lists associated with each cell. This avoids the overhead involved in specifying locations within destination processors to which particle state information must be moved.
This property of the DSMC computation helps build light-weight schedules which are cheaper to compute than regular communication schedules built by PARTI primitives. A light-weight schedule for processor p stores the numbers and sizes of inbound and outbound messages, and a data structure that specifies to where the local particles of p must be moved. A set of data migration primitives has also been developed which can perform irregular communications efficiently using the light-weight communication schedules. While the cost of building light-weight schedules is much less than that of regular schedules, light-weight schedules and data migration primitives still provide communication optimizations by aggregation and vectorization of messages.
Experimental results
This section presents the performance results for the 2-dimensional and the 3-dimensional DSMC codes implemented on various distributed memory architectures including Intel iPSC/860, Intel Paragon and IBM SP-1. Table 2 presents the elapsed times of 2-dimensional DSMC codes parallelized using light-weight communication schedules and data migration primitives compared with the results from the same code parallelized by using regular schedules of PARTI runtime support. Since computational requirements are uniformly distributed over the whole domain of the 2-dimensional DSMC problem space, we have used a regular block partitioning method for the 2-dimensional DSMC code reported here. Thus load balance is not an issue for this problem and we can study the effectiveness of the light-weight schedule and data migration primitives without interference from other aspects such as partitioning methods and remapping frequencies. The inspector/esecutor method of PARTI runtime library [17, 61 which is applied to the 2-dimensional problem carries out preprocessing of communication patterns every time step because the reference patterns to off-processor data change from time step to time step. Consequently preprocessing cost is greater for the inspector/executor method than USing light-weight schedules. Moreover, since the fraction of local particles to the initial distribution becomes s m d e r as the computation proceeds, the communication volume tends to grow. The performance of the inspector/executor method degenerates on a large number of processing nodes, and it actually leads to a decrease in performance when a large number of processors are used on a small problem.
Light-weight schedules
Even though data migration primitives that use light weight schedules are invoked in every time step for the purpose of particle relocation, it still outperforms the in- spector/executor method significantly. This performance benefit is achieved by the aggregated communication which is automatically carried out by the migration primitives, which incurs minimum communication costs. Each processor aggregates information of all the moved particles into a single message, and sends and receives at most one message to and from its neighboring processors. More importantly, the migration primitives allow each processor to 1c-cally own all the particles required for its computation of each time step. Provided workload is optimally distributed, this feature guarantees the efficient utilization of processors as no further communication is required to execute remaining computation of the time step.
Periodic remapping
Figure 3 compares periodic domain remapping methods with static partitioning (i.e. no remapping), which are applied to 3-dimensional DSMC codes on Intel iPSC/860 with varying numbers of processors. We have measured performance numbers in a normalized manner by multiplying the elapsed time and the number of processors used. The S t a t i c curve represents the performance numbers produced by the static partitioning method. Curves RCB, RIB and Chain are produced by repartitioning the problem domain with recursive coordinate bisection, recursive inertial bisection and chain partitioner respectively. The problem Recursive bisection, however, leads to performance degradation when a large number of processors are used. For instance, the performance of these methods was poorer than that of static partitioning on iPSC/860 with 128 prccessors. This performance degradation is a result of large communication overhead which increases as the number of processors increases. The chain partitioner on the other hand appears to be very efficient in partitioning the p r o b lem domain with a minimum of additional overhead for this set of problems.
Dynamic remapping
The dynamic remapping method attempts to minimize the average processor idle time since the last remapping by trading remapping cost and idle time. Since the SAR remapping decision heuristic uses runtime information such as remapping cost and processing time of bottleneck processor, it adapts to the variations in system behaxior without any a priori information about computational requirements and workload distribution. This series of experiments with varying inteivals for periodic remapping compared performance of optimal periodic remapping with that of dynamic remapping. Figure 4 and Figure 5 represent performance results measured in elapsed times when the problem domain is remapped by RCB and the chain partitioner respectively on Intel iPSC/860 with 128 processors. Note that the performance of dynamic remapping is better than that of periodic remapping with an optimal remapping interval when RCB is used to repartition the problem domain. When the chain partitioner is applied, dynamic remapping does not perform better than optimal periodic remapping; however, performance remains comparable to that of optimal periodic remapping.
In Figures 6 and 7 , the performance of the dynamic remapping method is compared when carried out with each of three domain partitioning algorithins on various distributed memory parallel computers such as Intel iPSC/S60, Intel Paragon and IBM SP-1. Performance numbers are measured in a normalized manner by multiplying elapsed time by the number of processors used. In the Figure 7 the curves RCB-P, RIB-P and Ch.ain-P represent performance of Intel Paragon, and RCB-I;, RIB-S and Chain-S represent that of IBM SP-1. The chain partitioner outperformed other domain partitioning algorithms in all cases. Note that the chain partitioner can be applied to any number of processors, whereas RCB and RIB can be used only when the number of processors is a power of 2.
Concluding remarks
The results presented here indicate that data transportation procedures optimized for communication are crucial for irregular problems with fluctuating data access patterns, and effective domain partitioning methods and remapping decision policies can achieve dynamic load balancing. Light-weight communication schedules reduced the costs of data transportation dramatically for applications where the numbering of data elements does not matter. A chain partitioner which partitions multidimensional problem dcmains in one-dimensional processor space was easy to implement. The chain partitioner also produced partitions of almost the same quality at very low cost for applications with directional biases in communicational requirements when compared with unstructured mesh partitioners such as RCB and RIB. A dynamic remapping method with the SAR policy carried out dynamic load balancing of DSMC codes without any a priori information about computational requirements on various distributed memory architectures. DSMC codes described here employ a uniform mesh structure; however, for many applications it is necessary to use non-uniform meshes which, in some cases, adapt as computation progresses. Collaboration will continue with NASA Langley to address some of the many computational challenges posed by such non-uniform meshes.
